




Arithmetic using Logic

Half Adder






$s_0 = a_0 \oplus b_0$ (with XOR symbol above the plus sign)
 $c_1 = a_0 \cdot b_0$



Full Adder


$= 2 \times \text{Half Adders} + \int$



Verify: logic for carry-out c_1 is correct




4-bit adder



carry out

4-bit sum

also:



ALU : arithmetic logic unit operates on integers


common operations

- add, subtract
- bitwise AND, OR, XOR
- shift
- multiply
- absolute value


eg, bitwise AND:

	a_3	a_2	a_1	a_0
&	b_3	b_2	b_1	b_0
	$a_3 b_3$	$a_2 b_2$	$a_1 b_1$	$a_0 b_0$

easy way to build




Symbol




- 1 bit each
- C carry out (C=1 if addition results in carry)
 - B borrow (B=1 if subtraction requires a borrow)
 - V overflow (V=1 if ALUop results in overflow)
 - N negative (N=1 if MSB of R = 1)
 - Z zero (Z=1 if all bits in R = 0)

Note:




Registers a group of DFFEs with common clock and enable signals



reset clears all DFFEs (to 0)
preset sets all DFFEs (to 1) immediately, no clock or enable needed

Accumulator - type of an adder/counter
 - has memory (register)







Figure A. Basic Logic Gates circuit.

Register File

- a set of M registers operating as a group
- we need 2 key operations
 - 1) read value from register # S , $0 \leq S < M$
 - 2) write a value to register # T , $0 \leq T < M$
- we can do both once per clock cycle

CAMPAD






Figure B1. Register File details.




Figure B2. Register File circuit.